A waveform can be enabled or disabled by both AND and OR gates.
Answer: A
No answer description available for this question
Enter details here
The logic gate that will have HIGH or "1" at its output when any one (or more) of its inputs is HIGH is a(n):
Answer: A
No answer description available for this question
Enter details here
A circuit switching network has the following characteristics :
Set up time = 5 sec
Propagation = 5 sec
Message size = 1 M bits
Data transmission rate = 1 M bits
Data transmission rate = 1
Kbps Number of hops = 10
When will the last bit of the message reach the receiver ?
Answer: D
No answer description available for this question
Enter details here
What is the Boolean expression for a three-input AND gate?
Answer: B
No answer description available for this question
Enter details here
How many inputs of a four-input AND gate must be HIGH in order for the output of the logic gate to go HIGH?
Answer: D
No answer description available for this question
Enter details here
In communication satellite, multiple repeaters are known as
Answer: D
No answer description available for this question
Enter details here
In a time - division switch, which governs the destination of a packet stored in RAM?
Answer: D
No answer description available for this question
Enter details here
When does the output of a NAND gate = 1?
Answer: A
No answer description available for this question
Enter details here
PURE ALOHA
Answer: A
No answer description available for this question
Enter details here
Which among the following does not allow multiple uses or devices to share one communication line?
Answer: A
No answer description available for this question
Enter details here