In which of the following adder circuits, the carry look ripple delay is eliminated ?
Answer: C
No answer description available for this question
Enter details here
A positive AND gate is also a negative
Answer: D
No answer description available for this question
Enter details here
An AND gate output is LOW if all the inputs are HIGH.
Answer: B
No answer description available for this question
Enter details here
Which of the following gates is described by the expression ?
Answer: D
No answer description available for this question
Enter details here
The output of an XOR gate is HIGH only when ________.
Answer: C
No answer description available for this question
Enter details here
The NOR logic gate is the same as the operation of the ________ gate with an inverter connected to the output.
Answer: A
No answer description available for this question
Enter details here
In which of the following gates, the output is 1, if and only if at least one input is 1?
Answer: C
In OR gate we need atleast one bit to be equal to 1 to generate the output as 1 because OR means any of the condition out of two is equal to 1 which means if atleast one input is 1 then it shows output as 1 . Number of 1's in input may be more than one but the output will always be 1 in OR gate. So the answer is 'C'.
Enter details here
The function of a multiplexer is
Answer: B
No answer description available for this question
Enter details here
From the truth table for a three-input NOR gate, what is the only condition of inputs A, B, and C that will make the output X high?
Answer: D
No answer description available for this question
Enter details here
The switching speed of CMOS is now ________.
Answer: A
No answer description available for this question
Enter details here